Code: SAM4Y022023PD Experience level: 4 Year Profile: Physical Design Engineer The following interview questions have been shared by a member of our team VLSI community who has recently appeared for a 3-year experienced open position in physical design and Synthesis domain. We thank you a lot for sharing these questions and encourage … Read more
Code: CDN4Y072021PD Experience level: 4 Year Profile: Physical Design Engineer 1. Introduction and physical design experience 2. What major differences have you observed in the 7nm and 14nm process nodes? 3. What is the functionality of this circuit? (He drawn schematic in paint) 4. Do you think, is there any issue with the … Read more
Code: EXIM4Y062021PD Experience level : 3 years Brief Introduction and major projects? Tell me the most challenging part of your recent project How does the lockup latch help to fix hold violations? If we add a lockup latch, it might violate the setup? How will we fix it further? How did you … Read more
Code: CDN5Y062021PD Experience level: 5 Years For Application Engineer What are the major differences between 7nm and 12/14nm technology nodes? What are the new DRC rules in the 7nm technology node? What is the via-piller? What is double patterning? How many layers have double patterning in the 7nm node? How … Read more
Code: INTL0Y032021DFT This interview was held for the position of DFT Engineer with 0 years of experience. I personally felt the questions are good and generic which will help the freshers in other domains too. Round-1: 1) Differences between MOSFET and FINFET ?2) Puzzle: A blind man walking in a desert has 2 red pills … Read more
Code: ALTRN0Y112020PD Some companies take a written test sometimes to shortlist the candidates before the interview process. This is a common process if the applicants are large in numbers. In such written test, the format is MCQ and some short questions. We are very thankful to one of our follower who has appeared in … Read more
Code: CYPR2Y102020PD Introduction and Experiences Self Introduction Explain about the projects that you have worked on. (Type of work and tools used) Synthesis Explain about Synthesis flow and what happens at each stage. (Inputs required, elaboration, generic stage, mapping and optimization stages) Explain about Synthesis Inputs. Differentiate between Logical and Physical Synthesis. (QoR impact between … Read more
Code: QLCM2Y062020PV General Questions What are lambda based design rules? What is nm in 10nm technology node? Do you know about under bum density? Any prior experience of PnR? How do you import design in PnR? Why ID layers have been given in lower nodes (10nm)? Why nwell continuity is required? Have you done … Read more
Code: INTL2Y052020PV Floorplan What are the inputs for floorplan? In order to make sure integration is DRC clean, what rules or guidelines need to be followed at the floorplan stage? Can we abut macros on par boundary? How will judge the congestion between two IPs during floorplan stage without actual routing being done? Apart … Read more
Code: INTL2Y052020PV General What is done to solve congestion in lower and higher metal? How cell spreading helps in routing congestion? Cell spreading is done on what basis? What is DFM and why is it needed? What happens if DFM is not met? What are the inputs to GDSII file? What is crosstalk, Which checker … Read more
Code: MDTK3Y062019PDSYN Formal Introduction Whats are the projects you have done related to synthesis and Physical Design? Have you gone through Physical Design flow? What is synthesis? Whats are the inputs required for synthesis? What does constraint files contain? What is a multicycle path? What is a false path? Why do we perform STA? … Read more