VLSI Interview

Written Test Question for Physical Design Engineer: Question Set – 6

by

     Code: ALTRN0Y112020PD   Some companies take a written test sometimes to shortlist the candidates before the interview process. This is a common process if the applicants are large in numbers. In such written test, the format is MCQ and some short questions.  We are very thankful to one of our follower who has appeared in … Read more

Synthesis and Physical Design Interview Questions: Question Set -5

by

Code: CYPR2Y102020PD Introduction and Experiences Self Introduction Explain about the projects that you have worked on. (Type of work and tools used) Synthesis Explain about Synthesis flow and what happens at each stage. (Inputs required, elaboration, generic stage, mapping and optimization stages) Explain about Synthesis Inputs.  Differentiate between Logical and Physical Synthesis. (QoR impact between … Read more

Physical Verification Interview Questions : Question set – 4

by

  Code: QLCM2Y062020PV General Questions What are lambda based design rules? What is nm in 10nm technology node? Do you know about under bum density? Any prior experience of PnR? How do you import design in PnR? Why ID layers have been given in lower nodes (10nm)? Why nwell continuity is required? Have you done … Read more

Physical Verification Interview Questions : Question set – 3

by

  Code: INTL2Y052020PV Floorplan What are the inputs for floorplan? In order to make sure integration is DRC clean, what rules or guidelines need to be followed at the floorplan stage? Can we abut macros on par boundary? How will judge the congestion between two IPs during floorplan stage without actual routing being done? Apart … Read more

Physical Verification Interview Questions : Question set – 2

by

Code: INTL2Y052020PV General What is done to solve congestion in lower and higher metal? How cell spreading helps in routing congestion? Cell spreading is done on what basis? What is DFM and why is it needed? What happens if DFM is not met? What are the inputs to GDSII file? What is crosstalk, Which checker … Read more

Logic Synthesis and Physical Design Interview Questions : Question set – 1

by

  Code: MDTK3Y062019PDSYN Formal Introduction Whats are the projects you have done related to synthesis and Physical Design? Have you gone through Physical Design flow? What is synthesis? Whats are the inputs required for synthesis? What does constraint files contain?  What is a multicycle path? What is a false path? Why do we perform STA? … Read more

Basic Dos and Don’ts for Freshers in VLSI Interview

by

    Hello Guys, As you all know that the entry in the VLSI Industry is not easy for freshers, and it becomes more difficult especially if you don’t belong from tier-1 institutes of India. But keep good hopes always with you, people who are eligible, definitely get chance. So here important thing which I … Read more